

SHEET 1 OF 1

		JIELI I				===:					
INFO	RMATION D	ATTY. DOCKET NO. SUN-P9322CIP1		APPLICATION NO. 10/787,386							
n vi O	CITATIO	APPLICANT Shailender Chaudhry, et al.									
	PTO-1449	FILING DATE 24 February 2004		GROUP ART UNIT 2186							
USPATENTIN	OGUMENTS			old From		en de le .					
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING D					
. /G.P./	2004/0162967 A1	19 Aug 2004	Tremblay et al.	712	228	8 Aug 03					
/G.P./	2004/0187123 A1	23 Sept 2004	Tremblay et al.	718	100	23 Jan 04					
		,					<u>.</u>				
				· · · · ·	 						
		FOREIGNEATE	NT DOGUMENTS		*	• 4 4 5 5 5 6 5 6 5 6 5 6 5 6 5 6 5 6 5 6					
EXAMINER'S					T	Translation					
INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Yes	No				
		L ENTS (Including Au									
/G.P./	"Hybrid Hardware	/Software Transaction	al Memory", by Ma	rk Moir et	al., XP-0024	107376.	į				
/G.P./	"Hybrid Transaction	"Hybrid Transactional Memory", by Mark Moir, Sun Microsystems, Inc. 2005, XP-002407375.									
EXAMINER	/Gary Portka/ DATE CONSIDERED 03/30/2007										

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

SHEET 1 OF 1

A											
INFOR	RMATION DI		ATTY. DOCKET NO. SUN-P9322CIP1		APPLICATION NO. 10/787,386						
	CITATIO	APPLICANT									
	CITATIO	Shailender Chaudhry, et al.									
PTO-1449			Yall	FILING DATE		PROUP ART UNIT					
		24 February 20	2186								
U.S. PATENT DO	CUMENTS		T		· · ·						
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING D	OATE				
e				/							
		FOREIGN PATEN	IT DOOUMENTS								
EXAMINER'S		DATE		CLASS			Translation				
INITIALS	PATENT NO.		COUNTRY		SUBCLASS		No				
		X									
	OTHER DOCUM	ENTS (Including Au	thok Title, Date, P	ertinent P	ages, Etc.)	 	٠,				
	"Lock-Based Prog	rams and Transactiona	l Lock-Free Execut	ion", by Ra	vi Rajwar et	al.,					
		onsid-Madison Techn									
		s for Concurrent Executory Jose F Martinez et									
•	Multiprocessors", by Jose F Martinez et al., Workshop on Memory Performance Issues, International Symposium on Computer Architecture, June 2001.										
	"Transactional Memory: Architectural Support for Lock-Free Data Structures", by Maurice										
	Herlihy. "Speculative Locks for Concurrent Execution of Critical Sections in Shared-Memory										
,	Multiprocessors", by Jose F. Martinez et al., Technical Report UICCDCS-R-2001-2202,										
	February 2001.			$\overline{}$							
Transactional Lock-Free Execution of Lock-Based Programs", by Ravi Rajwar, Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and											
Operating Systems, Oct. 6-Oct. 9, 2002, San Jose, CA.											
EXAMPLER		DATE CONSIDERED									
					/						

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.